Pre-Silicon Verification Engineer
Location:
San Jose , California
Posted:
November 22, 2017
Reference:
JR0043401

Pre-Silicon Verification Engineer
Job Description
As a Design Verification Engineer for high speed digital design you will work at Sub-system and Full Chip level to validate the design in an energetic design engineering team and management environment to develop next generation FPGA platforms for the data center and networking markets. You will closely work with IP Development teams to verify FPGA SOCs with high speed serial protocols such as Ethernet, UPI and PCIe using state of the art technologies. You will be part of a team that strives for innovation and consistent methodologies to solve challenging problem, while pushing for a very high quality product to tapeout. You will create verification architecture and test-plan specifications. You will be responsible for design verification of a complex design while creating a culture of industry standard best practices and methodologies. You will be working with partners across multiple-sites and both during pre-si and post-si phase of the project.
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Requirements: The candidate must have a BS in Computer Engineering or related field w/ 4 years, or MS in Computer Engineering or related field w/ 2 years of experience on the following fields: Verification experience in FPGA, ASIC, CPU or custom IC designs. High-speed transceiver protocols including PCI Express or UPI. System Verilog and VMM/OVM/UVM. Creating and documenting verification plans.Preferred Requirements: 2 years of experience in the following fields: Hardware Design, Verification and Validation Principles. Knowledge of cache coherency and memory subsystem. Verilog and System Verilog design of complex IP blocks working with high speed design. Design verification, Knowledge of UVM based methodologies. Test bench architecture, test case development, functional coverage, coverage collection and analysis. Microcontroller subsystem verification. Formal verification methods property checking is desirable Strong verbal and written communication skills.
Inside this Business Group
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.

A little about us:
Our vision is simple and direct. If it computes, it does it best with Intel. We embrace all aspects of computing.

Know someone who would be interested in this job? Share it with your network.